Timing analysis is a fundamental step for the validation of a integrated circuit design. In this work present some aspects of verification of designs and an propose an approach for a timing analyzer, based on the concepst of definition hierarchy, mixed-mode representation and technology independence. A prototype was implement and its caracteristics are presented.