7 Referências Bibliográficas

- Magri, Vanessa. P. R.; Mosso, Marbey M.; LIMA, R. A. A.; Claumir S. Silva.Substrate Integrated Wave Guide Filter at 10 GHz Using Commercial FR-4 Lossy Substrate In: IMOC 2009 (International Microwave and Optoelectronics Conference, 2009, Belém, Pará, Brasil. IMOC 2009, 2009.
- Magri, Vanessa. P. R.; Mosso, Marbey M.; LIMA, R. A. A. FR-4 Substrate Integrated Waveguide PCB at 20 GHz. 2010 Ansys South American Conference and ESSS Users Meeting, October 19-22 - Atibaia, SP - Brazil.
- 3. Trans-Tech Ceramics and Advanced Materials http://www.trans-techinc.com/products_detail.asp?ID=2 >
- 4. Ke Wu, "Towards the Development of Terahertz Substrate Integrated Circuit Technology" IEEE SiRF 2010, pp 116-119.
- J. J. Simpson, A. Taflove, Jason A. Mix, and H. Heck, "Substrate Integrated Waveguide Optimized for Ultrahigh-Speed Digital Interconnects", IEEE Transactions on microwave theory and Techniques, vol. 54, no. 5, pp. 1983-1990, May 2006.
- Ke Wu, Fellow, IEEE, Dominic Deslandes and Yves Cassivi, "The Substrate Integrated Circuits - A New Concept for High-Frequency Eletronics and Optoeletronics", TELSIKS'2003, Nis, Serbia and Montenegro, pp P-III to P-X.
- Ke Wu, "Integration and Interconnect Techniques of planar and non-planar structures for microwave and millimeter-wave circuits - Current status and future trend", Proceedings of APMC2001 IEEE, Taipei, Taiwan, R.O.C. Pp 411-416.
- 8. D. Deslandes, and Ke Wu, "Integrated Transition of Coplanar to Rectangular Waveguides", IEEE MTT-S Digest, vol.2, pp. 619-622, 2001.
- D. Deslandes, and Ke Wu, "Design Consideration and Performance Analysis of Substrate Integrated Waveguide Components", European Microwave Conference, 32nd, pp. 1-4, Oct. 2002.
- 10. J. J. Simpson, A. Taflove, J. A. Mix, and H. Heck, "Computational and Experimental Study of a Microwave Eletromagnetic Bandgap Structure With Waveguiding Defect for Potential Use as a Bandpass Wirelless Interconnect", IEEE Microwave and wireless components letters, vol. 14, no. 7, pp. 343-345, July 2004.
- Y. Cassivi, and Ke Wu, "Substrate integrated circuits concept applied to the nonradiative dielectric guide", IEEE Proc.-Microw. Antennas Propag., vol. 152, no. 6, pp. 424-433, December 2005.

- 12. Li Yan, Wei Hong, Ke Wu, and Tie Jun Cui, "Simulation and Experiment on SIW Slot Array Antennas", IEEE Microwave and Wirelless components Letters, vol. 14, no. 9, pp. 446-448, September 2004.
- W. D'Orazio, and Ke Wu, "Substrate Integrated-Waveguide Circulators Suitable for Millimeter-Wave Integration". IEEE Transaction on Microwave Theory and Techiniques, vol. 54, no. 10, pp. 3675-3680, October 2006.
- 14. D. Y. Jung, W. I. Chang, J. H. Kim, and C. S. Park, "A Low Loss Multi-Layer Dielectric Waveguide Filter for 60 GHz System-on-Package Applications" IEICE Trans.Fundamentals, vol. E89–A, no. 6, pp. 1690-1691, June 2006.
- 15. D. Deslandes and Ke Wu, "Integrated Microstrip and Rectangular Waveguide in Planar Form" IEEE Microwave and wireless components letters, vol. 11, no. 1, pp. 68-70, February 2001.
- D. Deslandes, and Ke Wu, "Single Substrate Integration Technique of Planar Circuits and Waveguide Filters", IEEE Transactions on microwave theory and Techniques, vol. 51, pp. 593-596, February 2003.
- 17. Agilent EEsof EDA Design & Simulation Software, "Advanced Design System (ADS)" 2009. <www.home.agilent.com>.
- 18. Computer Simulation Technology Corporation (CST Software) 2009. http://www.cst.com>.
- 19. HFSS 3D Full-wave Electromagnetic Field Simulation. http://www.ansoft.com/products/hf/hfss/
- 20. A. Adabi, and Tayarani, "Substrate Integration of Dual Inductive Post Waveguide Filter", Progress in Eletromagnetics Research B, vol. 7, pp. 321-329, 2008.
- Z. Sotoodeh, B. Biglarbegian, F. H. Kashani, and H. Ameri, "A Novel Bandpass waveguide filter structure on SIW Technology", Progress In Electromagnetics Research Letters, vol. 2, pp. 141–148, 2008.
- 22. N. Marcuvitz, Waveguide Handbook ser MIT Rad. Lab. New York McGraw-Hill, vol 10 , pp. 257-265, 1951.
- 23. R. G. L. Mattaei, L. Young, and E. M. T. Jones, "Microwave filters in Impedance Matching Networks and Coupling Structures. New York McGraw-Hill, 1964.
- 24. Constantine A. Balanis, "Advanced Electromagnetics Engineering (1989), John Wiley & Sons, Publishers, Inc., New York
- 25. Robert E. Collin, "Field Theory of Guided Waves" second edition Willey Interscience
- 26. Filippo Neri "Introduction to Electronic Defense Systems, Second Edition (Artech House Radar Library)"
- 27. Merrill I. Skolnik, "Introduction to Radar Systems", Third edition McGraw-Hill 2001
- 28. Agilent Technologies Application Note "Radar Emitter Simulation Using The E8267C PSG Vector Signal Generator"
- 29. Agilent Technologies Application Note "Radar Measurements"

- 30. Gary Nicholl, Mark Gustlin and Oded Trainin, Cisco System Inc. "A Physical Coding Sublayer for 100GBE" IEEE Aplications and Practice, December 2007, pp 4-10.
- Hidehiro Toyoda, Goich Ono, and Shinji Nishimura, Hitachi Ltd, "100GbE PHY and MAC Layer Implementations – 100 Gigabit Ethernet Transport" IEEE Communications Magazine, March 2010 pp541-547
- 32. Eran Socher and Mau-Chung Frank Chang, University of California, Los Angeles, "Can RF Help CMOS Processors – Topics in Circuits for communications" IEEE Communications Magazine, August 2007, pp 104-111.
- 33. Andreas Muller, Robert Bosch GmbH, Erich Kasper, "SIMMWICs on Micromachined Silicon on Insulator Substrates beyond 100 GHz" IEEE 978-1-4244-1856-5/08, pp 22-29.
- 34. Ain Rehman "Microstrip Design in a Silicon Technology using Closed Form Analytical Expressions", From April 2007 High Frequency Electronics MICROSTRIP ON SILICON, Copyright © 2007 Summit Technical Media, LLC, pp 18 -28.
- 35. K. K. O, C. Cao, E.-Y. Seok and S. Sankaran "CMOS Millimeter-Wave Signal Sources and Detectors" 1-4244-0921-7/07 © 2007 IEEE.
- 36. Chinh H. Doan, Sohrab Emami, Ali M. Niknejad, Robert W. Brodersen, "Millimeter-Wave CMOS Design" IEEE JOURNAL OF SOLID-STATE CIRCUITS, VOL. 40, NO. 1, JANUARY 2005, 0018-9200© 2005 IEEE.
- 37. Jyrki Kiihamäki VTT Information Technology, "Fabrication of SOI micromechanical devices", Dissertation for the degree of Doctor of Science in Technology to be presented with due permission of the Department of Electrical and Communications Engineering, for public examination and debate in Auditorium S4 at Helsinki University of Technology (Espoo, Finland) on the 15th of April, 2005.
- 38. IEEE Std 802.3 < http://standards.ieee.org >
- 39. IEEE Std 802.3 ba , 40GBE and 100 GBE http://standards.ieee.org/findstds/standard/802.3ba-2010.html
- 40. LaserTools Brasil, "serviços de micro-usinagem a laser com tolerâncias milesimais" http://www.lasertools.com.br/
- 41. Panel Mount Connectors at 40 GHz, Southwest Microwave, Inc. Tempe, Arizona 85284 USA 480-783-0201 www.southwestmicrowave.com

Anexo 1 - Condições de Contorno guia NRD

Equações de propagação no meio dielétrico homogêneo sem fontes e sem cargas:

Equações de Maxwell na forma diferencial (pontual):

1) $\nabla \cdot \vec{D} = 0$ [Lei de Gauss campo elétrico para um meio (volume) sem fonte] 2) $\nabla \cdot \vec{B} = 0$ [Lei de Gauss para campo Magnético]

3)
$$\nabla \times \vec{E} = -\frac{\partial \vec{B}}{\partial t} = -j\omega\mu \vec{H}$$
 [Lei de Faraday]

4)
$$\nabla \times \vec{H} = \vec{J} + \frac{\partial \vec{D}}{\partial t} = \sigma \vec{E} + j\omega \varepsilon_c \vec{E}$$
 [Lei de Ampére]

$$\nabla \times \vec{H} = \left[(\sigma + \omega \varepsilon'') + j \omega \varepsilon' \right] \vec{E}$$

 \rightarrow

Relações constitutivas do meio:

$$\vec{D} = \varepsilon \vec{E}$$
 $\vec{B} = \mu \vec{H}$ $\vec{J} = \sigma \vec{E}$

A permissividade complexa do meio dielétrico é :

$$\varepsilon_{c} = \varepsilon' - j\varepsilon'$$

 $\varepsilon' = \varepsilon_{eff}$

sendo ε " referente as perdas de polarização

A condutividade efetiva do meio é :

$$\sigma_{ef} = \sigma + \omega \varepsilon$$

Equação de onda vetorial para o campo elétrico

$$\nabla^{2} \vec{E} + k^{2} \vec{E} = 0$$

$$\nabla^{2} \vec{E} - j \omega \mu [(\sigma + \omega \varepsilon'') + j \omega \varepsilon''] \vec{E} = 0$$

Equação de onda vetorial para o campo Magnético.

$$\nabla^2 \vec{H} + k^2 \vec{H} = 0$$
$$\nabla^2 \vec{H} - j\omega\mu [(\sigma + \omega\varepsilon') + j\omega\varepsilon']\vec{H} = 0$$

A partir das equações de onda vetorial para o campo elétrico e magnético obtém $k^{2} = -j\omega\mu [(\sigma + \omega\varepsilon') + j\omega\varepsilon']$

Condições de Contorno em um guia dielétrico formado por 2 meios dielétricos sem fontes e sem cargas de paredes metálicas:



1^a) considerando a superfície das Paredes metálicas:

1.A) Na parede superior (y=b) as componentes tangenciais do campo elétrico são nulas, isto é $E_x = 0 = E_z$ reescrevendo:

 $E_{x1} (w_2 < x < a - [w_{2+} w_1] ; y=b ; z) = E_{x2} (w_2 + w_1 < x < a ; y=b ; z) = E_{x2} (0 < x < w_2 ; y=b ; z) = 0$

 $E_{z1} (w_2 < x < a-[w_2 + w_1] ; y=b ; z) = E_{z2} (w_2 + w_1 < x < a ; y=b ; z) = E_{z2} (0 < x < w_2 ; y=b ; z) = 0$

1.B) Na parede inferior (y=0) as componentes tangenciais do campo elétrico são nulas, isto é $E_x = 0 = E_z$, reescrevendo :

 $E_{x1} (w_2 < x < a - [w_2 + w_1] ; y=0 ; z) = E_{x2} (w_2 + w_1 < x < a ; y=0 ; z) = E_{x2} (0 < x < w_2 ; y=0 ; z) = 0$

 $E_{z1} (w_2 < x < a - [w_2 + w_1] ; y=0 ; z) = E_{z2} (w_2 + w_1 < x < a ; y=0 ; z) = E_{z2} (0 < x < w_2 ; y=0 ; z) = 0$

1.C) Na parede esquerda (x=0) as componentes tangenciais do campo elétrico são nulas, isto é, $E_z = 0 = E_y$, reescrevendo:

 $E_{v2}(x=0; 0 < y < b; z) = E_{z2}(x=0; 0 < y < b; z) = 0$

1.D) Na parede da direita (x =a) as componentes tangenciais do campo elétrico são nulas, isto é $E_z = 0 = E_y$, reescrevendo :

 $E_{v2}(x=a; 0 < y < b; z) = E_{z2}(x=a; 0 < y < b; z) = 0$

2^a) Considerando a superfície de separação entre os dois meios dielétricos:

2.A) Continuidade do campo elétrico tangencial e campo magnético tangencial, isto é, em x= w₂, $E_{y1} = E_{y2}$ e $H_{y1} = H_{y2}$ assim como $E_{z1} = E_{z2}$ e $H_{z1} = H_{z2}$, reescrevendo :

$$\begin{split} & E_{y1}(x{=}w_2 \ ; \ 0{<}\ y \ {<}b \ ; \ z \) = E_{y2} \ (x{=}w_2 \ ; \ 0{<}\ y \ {<}b \ ; \ z \) \\ & H_{y1} \ (x{=}w2 \ ; \ 0{<}\ y \ {<}b \ ; \ z \) = H_{y2} \ (x{=}w2 \ ; \ 0{<}\ y \ {<}b \ ; \ z \) \\ & E_{z1}(x{=}w_2 \ ; \ 0{<}\ y \ {<}b \ ; \ z \) = E_{z2} \ (x{=}w_2 \ ; \ 0{<}\ y \ {<}b \ ; \ z \) \\ & H_{z1} \ (x{=}w_2 \ ; \ 0{<}\ y \ {<}b \ ; \ z \) = H_{z2} \ (x{=}w_2 \ ; \ 0{<}\ y \ {<}b \ ; \ z \) \end{split}$$

2.B) Continuidade do campo elétrico tangencial e campo magnético tangencial, isto é, em x= a-(w₂+w₁), $E_{y1} = E_{y2}$ e $H_{y1} = H_{y2}$ assim como $E_{z1} = E_{z2}$ e $H_{z1} = H_{z2}$, reescrevendo :

$$\begin{split} &E_{y1}(x=a\text{-}(w_2\text{+}w_1) \text{ ; } 0\text{< } y \text{<} b \text{ ; } z \text{) } = E_{y2} \ (x=a\text{-}(w_2\text{+}w_1) \text{ ; } 0\text{< } y \text{<} b \text{ ; } z \text{) } \\ &H_{y1} (x=a\text{-}(w_2\text{+}w_1) \text{ ; } 0\text{< } y \text{<} b \text{ ; } z \text{) } = H_{y2} (x=a\text{-}(w_2\text{+}w_1) \text{ ; } 0\text{< } y \text{<} b \text{ ; } z \text{) } \\ &E_{z1}(x=a\text{-}(w_2\text{+}w_1) \text{ ; } 0\text{< } y \text{<} b \text{ ; } z \text{) } = E_{z2} \ (x=a\text{-}(w_2\text{+}w_1) \text{ ; } 0\text{< } y \text{<} b \text{ ; } z \text{) } \\ &H_{z1} (x=a\text{-}(w_2\text{+}w_1) \text{ ; } 0\text{< } y \text{<} b \text{ ; } z \text{) } = H_{z2} (x=a\text{-}(w_2\text{+}w_1) \text{ ; } 0\text{< } y \text{<} b \text{ ; } z \text{) } \end{split}$$

A) Modos de propagação LSEx (Longitudinal Section Electric) ou TEx (Transversal Electric) em Érelação a x : $\vec{B} = \mu \vec{H}$ $\vec{J} = \sigma \vec{E}$

$$\nabla \cdot \vec{D} = 0 \qquad \nabla \cdot \vec{B} = 0$$
$$\nabla \times \vec{E} = -\frac{\partial \vec{B}}{\partial t} = -j\omega\mu \vec{H} \qquad \nabla \times \vec{H} = \vec{J} + \frac{\partial \vec{D}}{\partial t} = \vec{J} + j\omega\varepsilon \vec{E}$$

Solução aplicando o potencial vetor (F) para o campo elétrico num meio homogêneo sem fontes e sem correntes magnéticas

$$\nabla \cdot \vec{D} = 0 = \nabla \cdot \vec{\varepsilon E} \qquad \qquad \vec{E} = -\frac{1}{\varepsilon} \nabla \times \vec{F} \qquad \qquad \vec{H} = -\frac{\nabla \times \vec{E}}{i\omega u}$$

Objetivo encontrar a solução para a equação de onda do vetor potencial elétrico que satisfaça as condições de contorno

$$\nabla^2 \vec{F} + k^2 \vec{F} = 0$$

Considerando a propagação na direção z^+ , como nos modos TE^x em relação a x a componente na direção x do campo elétrico é zero ($E_x = 0$) desta forma ao resolver o rotacional de F, o potencial elétrico F só terá a direção x, variando em x, y, z sendo uma combinação linear de 3 soluções isto é:

$$F_{x}(x, y, z) = f(x) \cdot g(y) \cdot h(z) = [C_{1} \cos(\beta_{x} x) + D_{1} \operatorname{sen}(\beta_{x} x)] \cdot [C_{2} \cos(\beta_{y} y) + D_{2} \operatorname{sen}(\beta_{y} y)] \cdot [C_{3} e^{-j\beta_{z} z}]$$

_

_ _

Equações do campo elétrico e campo magnético:

$$E_{x} = 0 \qquad H_{x} = \frac{1}{j\omega\mu\varepsilon} \left[\frac{\partial^{2}F_{x}}{\partial x^{2}} + k^{2}F_{x} \right] \qquad \stackrel{\rightarrow}{=} E_{x} \cdot \hat{a}_{x} + E_{y} \cdot \hat{a}_{y} + E_{z} \cdot \hat{a}_{z} \qquad \stackrel{\rightarrow}{=} E_{y} = -\frac{1}{\varepsilon} \frac{\partial F_{x}}{\partial z} \qquad H_{y} = \frac{1}{j\omega\mu\varepsilon} \left[\frac{\partial^{2}F_{x}}{\partial x\partial y} \right] \qquad \stackrel{\rightarrow}{=} H_{x} \cdot \hat{a}_{x} + H_{y} \cdot \hat{a}_{y} + H_{z} \cdot \hat{a}_{z} \qquad \stackrel{\rightarrow}{=} H_{z} \cdot \hat{a}_{z} + H_{y} \cdot \hat{a}_{y} + H_{z} \cdot \hat{a}_{z} \qquad \stackrel{\rightarrow}{=} H_{z} \cdot \hat{a}_{z} + H_{y} \cdot \hat{a}_{y} + H_{z} \cdot \hat{a}_{z} \qquad \stackrel{\rightarrow}{=} H_{z} \cdot \hat{a}_{z} + H_{y} \cdot \hat{a}_{y} + H_{z} \cdot \hat{a}_{z} \qquad \stackrel{\rightarrow}{=} H_{z} \cdot \hat{a}_{z} + H_{y} \cdot \hat{a}_{y} + H_{z} \cdot \hat{a}_{z} \qquad \stackrel{\rightarrow}{=} H_{z} \cdot \hat{a}_{z} + H_{y} \cdot \hat{a}_{y} + H_{z} \cdot \hat{a}_{z} = H_{z} \cdot \hat{a}_{z} + H_{z} \cdot \hat{a}_{z} + H_{z} \cdot \hat{a}_{z} = H_{z} \cdot \hat{a}_{z} + H_{z} \cdot \hat{a}_{z} + H_{z} \cdot \hat{a}_{z} = H_{z} \cdot \hat{a}_{z} + H_{z} \cdot \hat{a}_{z}$$

Equações do campo elétrico e campo magnético nos meios dielétricos 1 e 2 : β_{x2} , β_{x1} , β_{y2} , β_{y1} , β_{z2} , β_{z1}

Meio I	Meio 2	Meio 1	Meto 2
$E_{x1}=0$	$E_{x^2} = 0$	$H_{x1} = \frac{1}{j\omega\mu_1\varepsilon_1} \left[\frac{\partial^2 F_{x1}}{\partial x^2} + k^2 F_{x1} \right]$	$H_{x2} = \frac{1}{j\omega\mu_2\varepsilon_2} \left[\frac{\partial^2 F_{x2}}{\partial x^2} + k^2 F_{x2} \right]$
$\boldsymbol{E}_{y1} = -\frac{1}{\boldsymbol{\varepsilon}_1} \frac{\partial \boldsymbol{F}_{x1}}{\partial \mathbf{z}}$	$E_{y^2} = -\frac{1}{\varepsilon_2} \frac{\partial F_{x^2}}{\partial z}$	$H_{y1} = \frac{1}{j\omega\mu_{1}\varepsilon_{1}} \left[\frac{\partial^{2}F_{x1}}{\partial x\partial y}\right]$	$H_{y2} = \frac{1}{j\omega\mu_2\varepsilon_2} \left[\frac{\partial^2 F_{x2}}{\partial x \partial y}\right]$
$E_{z1} = \frac{1}{\varepsilon_1} \frac{\partial F_{x1}}{\partial y}$	$E_{z2} = \frac{1}{\varepsilon_2} \frac{\partial F_{z2}}{\partial y}$	$H_{z1} = \frac{1}{j\omega\mu_{1}\varepsilon_{1}} \left[\frac{\partial^{2}F_{z1}}{\partial x\partial z} \right]$	$H_{z2} = \frac{1}{j\omega\mu_2\varepsilon_2} \left[\frac{\partial^2 F_{z2}}{\partial x \partial z}\right]$

Aplicando as condições de contorno para os meios 1 e 2 em função das relações equivalência de H_1 , E_1 , H_2 , E_2 nas paredes superiores e inferiores , assim como nas superfícies de separação entre os meios, obtém:

லட் m,0 m,0

$$\frac{\sqrt{\mu_1\varepsilon_1}}{\mu_1}\cot\left(\omega_c\sqrt{\mu_1\varepsilon_1}\cdot\left(a-(w_2+w_1)\right)=\frac{\sqrt{\mu_2\varepsilon_2}}{\mu_2}\cot\left(\omega_c\sqrt{\mu_2\varepsilon_2}\cdot(w_2)\right)$$

A frequência de corte para os modos $TE_{0,1}^x$ ou $LSE_{0,1}^x$ $\frac{1}{2b\sqrt{\mu_2\varepsilon_2}} > f_c(TE_{0,1}^x) > \frac{1}{2b\sqrt{\mu_1\varepsilon_1}}$ Sendo $\mu_2\varepsilon_2 < \mu_1\varepsilon_1$

B) Modos de propagação LSMx (Longitudinal Section Magnetic) ou TMx (Transversal Magnetic) em relação a x :

$$\vec{J} = \sigma \vec{E} \qquad \nabla \cdot \vec{D} = 0 \qquad \nabla \cdot B = 0$$

$$\vec{B} = \mu \vec{H} \qquad \vec{D} = \varepsilon \vec{E} \qquad \nabla \times \vec{E} = -\frac{\partial \vec{B}}{\partial t} = -j\omega\mu \vec{H} \qquad \nabla \times \vec{H} = \vec{J} + \frac{\partial \vec{D}}{\partial t} = \vec{J} + j\omega\varepsilon \vec{E}$$

Solução aplicando o potencial vetor (A) para o campo magnético num meio homogêneo sem fontes e sem correntes magnéticas

$$\nabla \cdot \vec{B} = 0 = \nabla \cdot \mu \vec{H} \qquad \vec{H} = \frac{1}{\mu} \nabla \times \vec{A} \qquad \vec{E} = \frac{\nabla \times H}{j\omega\varepsilon}$$

Objetivo encontrar a solução para a equação de onda do vetor potencial magnético que satisfaça as condições de contorno:

$$\nabla^2 \vec{A} + k^2 \vec{A} = 0$$

Considerando a propagação na direção z⁺, como nos modos TM^x em relação a x a componente na direção x do campo magnético é zero ($H_{\rm x}$ = 0) desta forma ao resolver o rotacional de A, o potencial magnético A só terá a direção x , variando em x, y, z sendo uma combinação linear de 3 soluções isto é:

$$A_x(x, y, z) = f(x) \cdot g(y) \cdot h(z) = [C_1 \cos(\beta_x x) + D_1 \operatorname{sen}(\beta_x x)] \cdot [C_2 \cos(\beta_y y) + D_2 \operatorname{sen}(\beta_y y)] \cdot [C_3 e^{-j\beta_z z}]$$

Equações do campo elétrico e campo magnético:

$$H_{x} = 0 \qquad E_{x} = \frac{1}{j\omega\mu\varepsilon} \left[\frac{\partial^{2}A_{x}}{\partial x^{2}} + k^{2}A_{x} \right] \qquad \stackrel{\stackrel{\frown}{=}} E_{x} \cdot \hat{a}_{x} + E_{y} \cdot \hat{a}_{y} + E_{z} \cdot \hat{a}_{z} \qquad \stackrel{\stackrel{\frown}{=}} H_{y} = \frac{1}{\frac{\partial^{2}A_{x}}{\partial z}} \qquad E_{y} = \frac{1}{\frac{\partial^{2}A_{x}}{\partial x\partial y}} \qquad \stackrel{\stackrel{\frown}{=}} \frac{\partial^{2}A_{x}}{\partial x\partial y} \qquad \stackrel{\stackrel{\frown}{=}} H_{z} \cdot \hat{a}_{x} + H_{y} \cdot \hat{a}_{y} + H_{z} \cdot \hat{a}_{z} \qquad \stackrel{\stackrel{\frown}{=}} H_{z} \cdot \hat{a}_{z} + H_{y} \cdot \hat{a}_{y} + H_{z} \cdot \hat{a}_{z} \qquad \stackrel{\stackrel{\frown}{=}} H_{z} \cdot \hat{a}_{z} + H_{y} \cdot \hat{a}_{y} + H_{z} \cdot \hat{a}_{z} \qquad \stackrel{\stackrel{\frown}{=}} H_{z} \cdot \hat{a}_{z} + H_{y} \cdot \hat{a}_{y} + H_{z} \cdot \hat{a}_{z} \qquad \stackrel{\stackrel{\frown}{=}} H_{z} \cdot \hat{a}_{z} + H_{y} \cdot \hat{a}_{y} + H_{z} \cdot \hat{a}_{z} \qquad \stackrel{\stackrel{\frown}{=}} H_{z} \cdot \hat{a}_{z} + H_{y} \cdot \hat{a}_{z} + H_{z} \cdot \hat{a}_{z} \qquad \stackrel{\stackrel{\frown}{=}} H_{z} \cdot \hat{a}_{z} + H_{y} \cdot \hat{a}_{z} + H_{z} \cdot \hat{a}_{z} \qquad \stackrel{\stackrel{\frown}{=}} H_{z} \cdot \hat{a}_{z} + H_{y} \cdot \hat{a}_{z} + H_{z} \cdot \hat{a}_{z} \qquad \stackrel{\stackrel{\frown}{=}} H_{z} \cdot \hat{a}_{z} + H_{z} \cdot \hat{a$$

Equações do campo elétrico e campo magnético nos meios dielétricos 1 e 2 : β_{x2} , β_{x1} , β_{y2} , β_{y1} , β_{z2} , β_{z1} , β_{z2} , β_{z1} , β_{z2} , β_{z1} , β_{z2} , β_{z1} , β_{z2} , β_{z2} , β_{z3} , β_{z2} , β_{z3} , β_{z2} , β_{z3} , β_{z2} , β_{z3} ,

$$H_{x1} = 0 \qquad H_{x2} = 0 \qquad E_{x1} = \frac{1}{j\omega\mu_{\varepsilon}\epsilon_{1}} \left[\frac{\partial^{2}A_{x1}}{\partial x^{2}} + k^{2}A_{x1} \right] \qquad E_{x2} = \frac{1}{j\omega\mu_{2}\varepsilon_{2}} \left[\frac{\partial^{2}A_{x2}}{\partial x^{2}} + k^{2}A_{x2} \right] \qquad H_{y2} = \frac{1}{\mu_{2}} \frac{\partial A_{x2}}{\partial x} \qquad E_{y1} = \frac{1}{j\omega\mu_{\varepsilon}\epsilon_{1}} \left[\frac{\partial^{2}A_{x1}}{\partial x\partial y} \right] \qquad E_{y2} = \frac{1}{j\omega\mu_{2}\varepsilon_{2}} \left[\frac{\partial^{2}A_{x2}}{\partial x^{2}} + k^{2}A_{x2} \right] \qquad H_{x1} = -\frac{1}{\mu_{1}} \frac{\partial A_{x1}}{\partial y} \qquad H_{x2} = -\frac{1}{\mu_{2}} \frac{\partial A_{x2}}{\partial y} \qquad E_{x1} = \frac{1}{j\omega\mu_{\varepsilon}\epsilon_{1}} \left[\frac{\partial^{2}A_{x1}}{\partial x\partial y} \right] \qquad E_{x2} = \frac{1}{j\omega\mu_{2}\varepsilon_{2}} \left[\frac{\partial^{2}A_{x2}}{\partial x\partial y} \right] \qquad H_{x1} = -\frac{1}{\mu_{1}} \frac{\partial A_{x1}}{\partial y} \qquad H_{x2} = -\frac{1}{\mu_{2}} \frac{\partial A_{x2}}{\partial y} \qquad E_{x1} = \frac{1}{j\omega\mu_{\varepsilon}\epsilon_{1}} \left[\frac{\partial^{2}A_{x1}}{\partial x\partial z} \right] \qquad E_{x2} = \frac{1}{j\omega\mu_{2}\varepsilon_{2}} \left[\frac{\partial^{2}A_{x2}}{\partial x\partial y} \right]$$

Aplicando as condições de contorno para os meios 1 e 2 em função das relações equivalência de H_1 , E_1 , H_2 , E_2 nas paredes superiores e inferiores , assim como nas superfícies de separação entre os meios, obtém:

$$A_{x}(x, y, z) = [C_{1} \cos(\beta_{x}x)] \cdot [D_{2}sen(\beta_{y}y)] \cdot [C_{3}e^{-j\beta_{x}z}] \qquad \beta_{y1} = \beta_{y2} = \frac{n\pi}{b}$$

$$A_{x1}(x, y, z) = [C_{11} \cos(\beta_{x1}x)] \cdot [D_{21}sen(\beta_{y1}y)] \cdot [C_{31}e^{-j\beta_{x1}z}] \qquad \text{Obtem} : \qquad \beta_{z1} = \beta_{z}$$

$$A_{x2}(x, y, z) = [C_{12} \cos(\beta_{x2}x)] \cdot [D_{22}sen(\beta_{y2}y)] \cdot [C_{32}e^{-j\beta_{x2}z}] \qquad \beta_{z2} = 0$$

$$LSM_{m,n}^{x}$$

$$\underbrace{\frac{\varepsilon_{1}}{\beta_{x1}} \cot(\beta_{x1} \cdot (a - (w_{2} + w_{1}))) = \frac{\varepsilon_{2}}{\beta_{x2}} \cot(\beta_{x2} \cdot (w_{2})))}_{A \text{ freqüência de corte para os modos}} TM_{m,0}^{x} \text{ ou } LSM_{m,0}^{x}$$

m,0 *m*,0

$$\frac{\varepsilon_1}{\sqrt{\mu_1\varepsilon_1}}\cot\left(\omega_c\sqrt{\mu_1\varepsilon_1}\cdot\left(a-(w_2+w_1)\right)\right)=\frac{\varepsilon_2}{\sqrt{\mu_2\varepsilon_2}}\cot\left(\omega_c\sqrt{\mu_2\varepsilon_2}\cdot\left(w_2\right)\right)$$

A freqüência de corte para os modos $TM_{0,1}^x$ ou $LSM_{0,1}^x$

$$\frac{1}{2b\sqrt{\mu_2\varepsilon_2}} > f_c(TM_{0,1}^x) > \frac{1}{2b\sqrt{\mu_1\varepsilon_1}} \quad \text{Sendo} \quad \mu_2\varepsilon_2 < \mu_1\varepsilon_1$$

Anexo 2 - Teorema de Floquet



Anexo 3 - Diferentes configurações das vias do guia NRD

Aproximação da constante dielétrica ε_2

Diferentes configurações periódicas possíveis de vias:



$$m{arepsilon_2} = rac{m{arepsilon_1} \cdot ig(A_{celula} - A_{via}ig) + A_{via}}{A_{celula}}$$

Anexo 4 - Dimensões do guia NRD

 $\frac{\sqrt{\mu_1\varepsilon_1}}{\mu_1}\cot\left(\omega_c\sqrt{\mu_1\varepsilon_1}\cdot\left(a-(w_2+w_1)\right)=\frac{\sqrt{\mu_2\varepsilon_2}}{\mu_2}\cot\left(\omega_c\sqrt{\mu_2\varepsilon_2}\cdot(w_2)\right)$

OC-Rio - Certificação Digital № 0721374/CA



No guia carregado com 2 meios dielétricos obtém-se a freqüência de corte para os modos $LSE_{m,0}^{x}$

No guia carregado com 2 meios dielétricos obtém-se a freqüência de corte para os modos $LSM_{m,0}^{\chi}$

Substrato Er = 8,9 = E1

Alumina

Gap (mm)

0.254

Fmax

(GHz)

92,09

95,08

97,77

102,36

106,12

109,26

111,92

114,19

Gap (mm)

0.127

Fmax

(GHz)

102,36

106,12

109.26

114,19

117,89

120,76

123.06

124,94

Dimensões do guia NRD :

No guia carregado com 2 meios dielétricos a freqüência de corte para os modos :

$$\begin{split} &\frac{1}{2b\sqrt{\mu_{2}\varepsilon_{2}}} > f_{c}\left(LSE_{0,1}^{x}\right) > \frac{1}{2b\sqrt{\mu_{1}\varepsilon_{1}}} \\ &\frac{1}{2b\sqrt{\mu_{2}\varepsilon_{2}}} > f_{c}\left(LSM_{0,1}^{x}\right) > \frac{1}{2b\sqrt{\mu_{1}\varepsilon_{1}}} \end{split}$$

imação 2: $f_c = \frac{1}{2b\sqrt{\mu_2\varepsilon_2}} = \frac{1}{2b\sqrt{\mu_0\varepsilon_0\varepsilon_2}} = \frac{c_0}{2b\sqrt{\varepsilon_2}}$

= Fmax

 $= = F_{Max}$

Guia longitudinal

S₂₁

 $\varepsilon_2 = \frac{\varepsilon_1 \cdot \left(D^2 - \pi \cdot R^2\right) + \pi \cdot R^2}{D^2}$ $S_{21} \Leftrightarrow |T_{21}|$ Célula 1 \mathcal{E}_1 * 🕇 Gap $\mathcal{E}_{2^{-}}$ ε_2 D Ajustar b, R, gap ьÎ para F_{max} desejada W_2 $\rightarrow \infty$ W_2 $\rightarrow \infty$ W1 Modos Transmitidos $a \rightarrow \infty$

Fmax Guia longitudinal

Gap (mm)

0.254

Fmax

(GHz)

87,52

90,41

93,01

97,47

101,14

104,20

106.80

109,03

Substrato Er = 9,9 = E1

Alumina

Gap (mm)

0.127

Fmax

(GHz)

97,48

101,14

104.20

109,03

112,65

115,48

117,75

119,61

R vias

(mm)

0,2

0,25

0,3

0,4

0.5

0,6 0,7

0,8

Sendo $\mu_2 \varepsilon_2 < \mu_1 \varepsilon_1$

Juia transversal

 $C_{\underline{0}}$

 $2 \cdot b \cdot \sqrt{\varepsilon_2}$

PUC-Rio - Certificação Digital Nº 0721374/CA

С

Exemplo de um guia NRD e sua simulação (CST)



Anexo 5 - Publicação 1

http://www.esss.com.br/events/ansys2010/pdf/22_6_1230.pdf









113

PUC-Rio - Certificação Digital Nº 0721374/CA





Substrate Integrated Wave Guide Filter at 10 GHz Using Commercial FR-4 Lossy Substrate

Vanessa P. Ribeiro Magri, Rodolfo A. A. Lima, Marbey M. Mosso

CETUC/PUC-Rio Centro de Estudos em Telecomunicações Pontifícia Universidade Católica do Rio de Janeiro Rio de Janeiro, Brazil vanessamagri@cetuc.puc-rio.br

Abstract—Based on the concept of Substrate Integrated Wave Guides (SIWG), a filter centered in 10GHz with 1-GHz bandwidth is modeled, simulated and fabricated using a commercial FR-4 lossy dielectric substrate. A low-cost printed circuit board manufacturing technique is employed. A set of experimental results obtained is evaluated, showing excellent agreement with simulation predictions and far than satisfactory performance.

Keywords-SIWG; waveguide; microwave filter; FR-4; printed circuit board.

I. INTRODUCTION

Recently, the concept of the Substrate Integrated Wave Guide (SIWG) component has been proposed [1],[2] for wireless interconnects at millimeter-wave frequencies [3],[4],[5] and at ultrahigh-speed digital applications able to operate at data rates up to 50 Gbit/s, 100 Gbit/s or 200 Gbit/s [6], [7]. These components also can be applied in military radar systems with frequency agility.

SIWGs can be realized with a linear array of metalized viaholes or metal posts embedded in the same substrate used for the planar circuit [1],[2]. Several transition structures have been proposed [8] to excite the dielectric guide. In all these structures, the rectangular wave guide and the planar circuits (such as microstrip line or coplanar waveguide) are built onto the same substrate and the transition is formed with a simple EM matching geometry between both structures [9], [10].

In this work, a lossy commercial dielectric substrate was selected in which SIWG microwave components are developed. In order to demonstrate the potentials of the FR-4 dielectric substrate using a low-cost printed circuit board fabrication technique, a substrate wave guide filter centered in 10 GHz was designed, simulated, fabricated and characterized experimentally.

This paper is organized as follows. After the present introduction, Section II presents the theoretical model for the waveguide and the filter, and also the simulations carried out at AgilentTM Advanced Design System (ADS) [11] and CST Microwave Studio® [12] software platforms. In Section III, the fabrication of the waveguide and the filter are described, along with the experimental results obtained. Also in section

978-1-4244-5357-3/09/\$26.00©2009IEEE

Claumir S. Silva Grupo de Guerra Eletrônica IPqM – Instituto de Pesquisas da Marinha Rio de Janeiro, Brazil

 $\rm III,$ a comparative analysis between the results and simulations is performed. In section IV, some comments and conclusions are presented.

II. SIWG AND FILTER DESIGN

The Substrate Integrated Waveguide configuration consists of a dielectric substrate whose boundaries in both sides are walls consisted of parallel arrays of metalized via-holes [1]. This structure can be related to an dielectric rectangular waveguide (RWG) [1], [2].

Fig. 1 illustrates (a) a three-dimensional view of a SIWG and (b) its rectangular waveguide equivalent model. The SIWG was designed using a FR-4 substrate with the following characteristics: loss tangent $tan\delta = 0.019$, dielectric constant $\varepsilon_{\rm r} = 4.3$, thickness h = 1.575, and cooper metallization thickness t = 0.035 mm. In Fig. 1(a), d is the via-hole diameter and p is the center-to-center spacing of the via-holes in the matrix wall.



Figure 1. Substrade integrated wave guide mapped to a rectangular waveguide: (a) 3D view of SIWG [12] and; (b) equivalent rectangular waveguide representation.

This work was supported by Conselho Nacional de Desenvolvimento Científico e Tecnológico (CNPq), Brazil.

Aiming at obtaining minimum radiation loss and best return loss characteristics, [2], [3], [10], the parameters of the via-hole array, i.e. hole diameter *d* and spacing *p*, are optimized by electromagnetic frequency domain simulation using CST Microwave Studio three-dimensional electromagnetic application. A cut-off frequency of 5.3 GHz was considered, with TE₁₀ mode excitation and SIWG width *a* = 13.8 mm, and the values *d* = 1.7 mm and *p* = 4.6 mm were obtained.

A dielectric rectangular waveguide with the same cut-off frequency, same width and thickness, according to the relation in Fig. 1(b), is also evaluated, using ADS S-parameter circuit simulation. In both cases, a reference impedance Z_c = 50 Ω is considered for the design, and the length used in the simulations was L = 42.72 mm.

Fig. 2 shows the electromagnetic simulated reflection loss (S₁₁) and transmission loss (S₂₁) for the SIWG together with S-parameter simulations for the rectangular dielectric wave guide. In both cases, the insertion loss within the waveguide bandwidth at 10 GHz is approximately 2 dB. It can be observed that the simulated SIWG and the dielectric RWG present very similar results.



Figure 2. Simulated frequency response of the SIWG and the equivalent RWG.

Considering the simulated results obtained for the waveguides, a new method is proposed aiming at the design of a waveguide filter. The filter configuration adopted consists of the insertion of centered via-holes located inside the SIWG [10]. The via-holes can be alternatively regarded as centered inductive metal posts in a rectangular wave guide [13], [14], [15].

Fig. 3(a) illustrates the three-dimensional schematic view of the SIWG multi-pole filter configuration, using two pairs of posts, symmetrically disposed in relation to the longitudinal center of the filter. In Fig. 3, the physical dimensions are represented: a and b are, respectively, the waveguide width and height, d is the post diameter and LT is the distance between post elements. Fig. 3(b) depicts the cross section of the waveguide with a centered via-hole. Fig 3(c) shows the PI equivalent circuit model for each metalized centered via-hole [15].



Figure 3. SIWG filter configuration with centered via-hole: (a) threedimensional schematic view [12]; (b) cross-section of via-hole and its physical parameters and; (c) mapping of via-hole as a PI network model.

In the PI equivalent circuit, the relations between the dimensions *a* and *b* of the rectangular guide, the centered viahole diameters *d*, the inductive reactance (*Xb*), the capacitive reactance (*Xa*), the wavelength and wave impedance of the waveguide propagating mode (TE_{10}) in the RWG, were presented by Marcuvitz' theory and can be found in [15].

According to the equivalency relations presented in Figs. 1 and 3, a possible filter equivalent circuit is proposed, as illustrated in Fig. 4. The model consists of five cascaded sections of dielectric rectangular waveguides alternated with four PI networks, corresponding to the four centered posts. These elements are calculated, using the previously mentioned relations, for filter center frequency at 10 GHz and 1-GHz bandwidth. This calculation is a good initial approximation, and the values found are fed to the ADS circuit model, as depicted in Fig. 4. Using the software optimization procedures, these parameters are adjusted to yield better filter performance. The values obtained were then $a = 13.8 \text{ mm}, b = 1.575 \text{ mm}, dI = 0.5 \text{ mm}, dZ = 1.9 \text{ mm}, LTI_{\text{kength}} = 7.22 \text{ mm} \text{ and } LTS_{\text{kength}} = 8.28 \text{ mm}, LT4_{\text{kength}} = 1.2 \text{ mm} \text{ ad } LTS_{\text{kength}} = 10 \text{ mm}$ obtain a SIWG filter with 42.72 mm length.



Figure 4. Circuit model for a SIWG filter with centered via-hole [11] .

Afterwards, electromagnetic simulations were carried out at CST Microwave Studio for the SIGW filter using the dimensions obtained from the model optimization, according to the configuration in Fig. 3(a). The simulated S-parameters are presented in Fig. 5: reflection loss (S_{21}). The equivalent circuit filter design using ADS S-parameter simulations is also represented for comparison, showing good agreement.

2009 SBMO/IEEE MTT-S International Microwave & Optoelectronics Conference (IMOC 2009)



Figure 5. Frequency response of SIWG filter eletromagnetic frequency domain simulation and RWG equivalent circuit filter design with S parameters simulation.

It is important to verify that the simulation of the circuit model and the electromagnetic simulated SIWG filter present compatible results. Small discrepancies are observed since the circuit model is an auxiliary design approximation, closely verified by the posterior, and more accurate, EM simulation. The insertion loss in the center frequency in both cases is approximately 3.3 dB.

The procedures adopted, combining the posts analytical PI models, SIWG-RWG equivalency, circuit simulations and optimization, avoid extensive analytical methods and represent a significant simplification in the design solution.

III. EXPERIMENTAL RESULTS

Using a LPKFTM Printed Circuit Board prototyping machine, a SIGW waveguide and the filter were fabricated on a FR-4 substrate. The access to both the waveguide and the filter was performed by microstrip lines, using a simple matching geometry between the guide and the connector as a microstrip linear width transition [9], [16]. A photograph of the prototype of the waveguide is shown in Fig. 6(a). The fabricated filter is portrayed in Fig. 6(b).

All via-holes and post holes where perforated by the prototype machine drills. The metallization was accomplished with metal vias soldered manually, respecting the adequate diameters. The access to the circuit was made through 3.5 mm coaxial (SMA) connectors and 50- Ω 3.24 mm wide microstrip lines. The microstrip width transition was 9.1-mm long.

The frequency response of the prototype SIWG was measured using an Agilent HP 8720C Vector Network Analyzer. Fig. 7 presents the comparison of EM simulation and measured results for the SIWG waveguide. It can be noticed from the figure that the cut-off frequency is the same in the both cases.

The insertion loss in 10 GHz for the simulated waveguide is approximately 2 dB and for the measured guide is 4 dB. This difference between measurement and simulation occurs because the prototype includes two cross-sectional structure transitions (i.e. the SIWG to microstrip transition at both ends) not evaluated in the simulated components. This and the additional loss along 40 mm of microstrip lines are responsible for the small 2.5 dB insertion loss difference found.



Figure 6. Fabricated prototypes: (a) SIWG; (b) SIWG filter.





Then, the frequency response of the SIGW filter was also characterized experimentally. Fig. 8 presents the comparison of reflection loss (S_{11}) and transmission loss (S_{21}) obtained by EM simulation and the measured results for the filter prototype. The measured filter showed an insertion loss for approximately 5.8 dB while the predicted insertion loss from the simulation was 3.34 dB. This difference between the measured and the simulated model is attributed to the same reasons discussed above for the SIWG.

Fig. 9 presents the experimental measurement of the phase characteristics of the SIWG prototype filter within the bandwidth and its vicinity. It was verified that the phase variation is linear with frequency, a quite desirable feature. The same Fig. 9 also presents the measured results in the same

frequency range for the group delay of the system. It can be observed that delay is mostly constant over the filter bandwidth.



Figure 8. Frequency response of the SIWG 10-GHz filter: comparison of experimental measurement of fabricated prototype and EM simulation.



Figure 9. Measured phase characteristics and group delay of the SIWG filter fabricated prototype.

IV. COMMENTS AND CONCLUSIONS

Low loss dielectric substrates are being used to realize components up to 200 GHz. In this paper, a lossy substrate (FR-4) is used to achieve a 10-GHz central frequency with 1-GHz band filter.

A simplified procedure, associating the electromagnetic response of a SIWG multi-pole filter with its respective filter model represented by S-parameter simulations is presented and corresponds to a new approach to the design procedure in this field. Excellent agreement was observed between the results from S-parameter model simulation and electromagnetic simulation carried out, for both the SIWG waveguide and filter. The transitions between 50- Ω coaxial lines and the prototyped

waveguide filter stood for approximately 2 dB in the insertion loss.

Both the substrate integrated waveguide and the SIWG filter were fabricated using very simple fabrication techniques. The measured experimental results obtained demonstrate that the simplified process adopted is helpful in the design of components through waveguide configurations. Moreover, the excellent experimental results achieved indicate that several components operating up to 10 GHz (and maybe 20 GHz) could be realized with the commercial FR-4 substrate employed in this work.

Applications in Telecommunications, ultra-fast electronics circuits and military tracking radars could be achieved with significant simplification and cost reduction.

ACKNOWLEDGMENT

This work was supported by Conselho Nacional de Desenvolvimento Científico e Tecnológico (CNPq), Brazil.

The authors acknowledge the use of FDTD software CST Microwave Studio® under the CST Co-operation License Agreement with CETUC/PUC-Rio. The authors also acknowledge the use of the Advanced Design System (ADS) electronic design software platform through Agilent EEsof EDA university educational support program for CETUC/PUC-Rio. The author is grateful to Nascimento F. A. S. and Novo, M. S. for computational assistance.

The circuits were fabricated and assembled at the Microwave and Optical Systems Lab with cooperation of the Optoelectronics and Instrumentation Lab, both at CETUC/PUC-Rio, Brazil. All microwave measurements were carried out at CETUC microwave lab.

REFERENCES

- Y. Cassivi, and Ke Wu, "Substrate integrated circuits concept applied to the nonradiative dielectric guide", IEEE Proc.-Microw. Antennas Propag., vol. 152, no. 6, pp. 424-433, December 2005.
- [2] D. Deslandes, and Ke Wu, "Design Consideration and Performance Analysis of Substrate Integrated Waveguide Components", European Microwave Conference, 32nd, pp. 1-4, Oct. 2002.
- [3] J. J. Simpson, A. Taflove, J. A. Mix, and H. Heck, "Computational and Experimental Study of a Microwave Eletromagnetic Bandgap Structure With Waveguiding Defect for Potential Use as a Bandpass Wirelless Interconnect", IEEE Microwave and wireless components letters, vol. 14, no. 7, pp. 343-345, July 2004.
- [4] Li Yan, Wei Hong, Ke Wu, and Tie Jun Cui, "Simulation and Experiment on SIW Slot Array Antennas", IEEE Microwave and Wirelless components Letters, vol. 14, no. 9, pp. 446-448, September 2004.
- [5] W. D'Orazio, and Ke Wu, "Substrate Integrated-Waveguide Circulators Suitable for Millimeter-Wave Integration". IEEE Transaction on Microwave Theory and Techiniques, vol. 54, no. 10, pp. 3675-3680, October 2006.
- [6] J. J. Simpson, A. Taflove, Jason A. Mix, and H. Heck, "Substrate Integrated Waveguide Optimized for Ultrahigh-Speed Digital Interconnects", IEEE Transactions on microwave theory and Techniques, vol. 54, no. 5, pp. 1983-1990, May 2006.
- [7] D. Y. Jung, W. I. Chang, J. H. Kim, and C. S. Park, "A Low Loss Multi-Layer Dielectric Waveguide Filter for 60-GHz System-on-Package

Applications" IEICE Trans.Fundamentals, vol. E89–A, no. 6, pp. 1690-1691, June 2006.

- D. Deslandes, and Ke Wu, "Integrated Transition of Coplanar to Rectangular Waveguides", IEEE MTT-S Digest, vol.2, pp. 619-622, 2001. [8]
- [9] D. Deslandes and Ke Wu, "Integrated Microstrip and Rectangular Waveguide in Planar Form" IEEE Microwave and wireless components letters, vol. 11, no. 1, pp. 68-70, February 2001.
- [10] D. Deslandes, and Ke Wu, "Single Substrate Integration Technique of Planar Circuits and Waveguide Filters", IEEE Transactions on microwave theory and Techniques, vol. 51, pp. 593-596, February 2003.
- [11] Agilent EEsof EDA Design & Simulation Software, "Advanced Design System (ADS)" 2009. <www.home.agilent.com>.
- [12] Computer Simulation Technology Corporation (CST Software) 2009. http://www.cst.com>.
- [13] A. Adabi, and Tayarani, "Substrate Integration of Dual Inductive Post Waveguide Filter", Progress in Eletromagnetics Research B, vol. 7, pp. 321-329, 2008.
- [14] Z. Sotoodeh, B. Biglarbegian, F. H. Kashani, and H. Ameri, "A Novel Bandpass waveguide filter structure on SIW Technology", Progress In Electromagnetics Research Letters, vol. 2, pp. 141–148, 2008.
- N. Marcuvitz, Waveguide Hardbook ser MIT Rad. Lab. New York McGraw-Hill, vol 10, pp. 257-265, 1951.
 R. G. L. Mattaei, L. Young, and E. M. T. Jones, "Microwave filters in Impedance Matching Networks and Coupling Structures. New York McGraw-Hill, 1964.

FR-4 Waveguide Electronic Circuits at 10 Gbit/s

Vanessa P. R. Magri, Marbey M. Mosso CETUC / PUC-Rio Centro de Estudos em Telecomunicações Pontifícia Universidade Católica do Rio de Janeiro Rio de Janeiro, Brasil vanessamagri@cetuc.puc-rio.br Rodolfo A. A. Lima Grupo de Guerra Eletrônica Instituto de Pesquisas da Marinha – IPqM Rio de Janeiro, Brasil

Juliano F. Mologni Electronic Design Automation – CAE Division ESSS – Engineering Simulation Scientific Software São Paulo, Brasil

Abstract—A 10-Gbit/s interconnection using a FR-4 Substrate Integrated Waveguide (SIWG) and ASK and QAM modulation format is evaluated as a new alternative for high-speed digital electronic circuits. A set of experimental and simulation results obtained is evaluated, showing far than satisfactory performance.

Keywords-SIWG (substrate integrated waveguide); FR-4 printed circuits boards (PCB); high-speed digital electronic circuits, Gigabit Ethernet

I. INTRODUCTION

Stream parallelism is usually employed in interchip ultra fast digital electronic circuits, as in the 10GbE standard [1], in order to overcome the speed limitations of the lines. However, the parallel microstrip lines still carry high speed digital signals, which can be subject to undesired effects such as crosstalk and skin effect. Substrate Integrated Waveguide (SIWG) configurations present lower insertion loss, better noise characteristics and higher cross-talk immunity when compared to microstrip and other planar lines [2, 3].

Recently, a substrate integrated waveguide using commercial FR-4 lossy substrate has been proposed, fabricated (using very simple fabrication techniques) and tested by the authors [4]. The measured experimental results obtained demonstrated that the simplified process adopted is helpful in the design of printed circuit boards (PCB) up to 20 GHz that could be realized using FR-4 SIWG configurations.

The SIWG waveguide highpass behavior related to the cutoff frequency of the first propagating mode jeopardizes signal integrity of digital NRZ/RZ streams, since it fades the digital stream's DC component and low frequency characteristics [5]. To overcome this limitation, this work proposes a serial digital interconnection using modulation formats integrated with the FR-4 waveguide for up to 10 Gbit/s rates.

The remainder of this paper is organized as follows. Section II introduces the gigabit properties of a prototype FR-4 SIWG.

In Section III, experimental transmission of a 2.5-Gbit/s sequence through the SIWG is carried out. Section IV assesses the transmission of QAM formats in the SIWG, which is evaluated by the simulation of a 16-QAM setup. Finally, section V presents some comments and conclusions of this work.

II. FR-4 SIWG DIGITAL INTERCONNECTIONS

The FR-4 substrate integrated waveguide prototype, showed in Fig. 1, was designed and manufactured in the author's facilities at CETUC [4] using a LPKF Printed Circuit Board prototyping machine and microstrip-SMA connector transitions. The prototype was modeled using Ansoft's HFSS [7] three-dimensional full-wave electromagnetic field software, and simulated using its frequency-domain solver. The 3D model used for simulation is also depicted in Fig. 1.

The SIWG prototype was tested up to 20 GHz, and the experimental insertion and reflection losses, measured using an Agilent HP 8720C Vector Network Analyzer, are presented in Fig. 2. The simulated frequency response characteristics are also presented in Fig. 2 for comparison, showing excellent agreement.

In order to overcome the SIWG low-frequency constraint to serial digital interconnection, a modulation format can be applied to the signal, which is then shifted to, for example, a 10 GHz carrier frequency, so that all signal information is within the SIWG passband. In this work, both ASK and QAM are assessed.

Particularly, it is known that for digital QAM transmission, phase linearity is a key feature for signal integrity. The phase characteristics of the prototype was then investigated above the cutoff frequency and presented in Fig. 3, where measured and simulation results can be compared.

This work was partially supported by Conselho Nacional de Desenvolvimento Científico e Tecnológico (CNPq), Brazil.



Figure 1. FR-4 Substrate Integrated Waveguide: (a) prototype; (b) 3D model on HFSS.



Figure 2. Insertion and return loss of a FR-4 SIWG prototype: comparison of experimental measurement and 3D EM simulation.

The results in Fig. 3 show very good agreement, and both exhibit a smooth linear phase response within the SIWG bandwidth around 10 GHz, indicating that the structure used in the prototype is suitable for the transmission of digital QAM signals.



Figure 3. Phase characteristics of the FR-4 SIWG prototype: comparison of experimental measurement and 3D EM simulation.

III. TRANSMISSION WITH ASK MODULATION

An experimental setup was implemented for the test of a 2.5 Gbit/s sequence transmission through the prototype SIWG using ASK modulation at 10 GHz. A pulse generator (HP 8133) was used to generate the 2.5-Gbit/s PRBS. Two double balanced mixers placed in the ends of the SIWG were used as up and down converters, respectively shifting the signal up to the carrier frequency before the SIWG and back down to baseband after transmission through the SIWG. The 10-GHz carrier frequency was generated by a local oscillator and delivered to both mixers. Fig. 4 presents a photograph of the SIWG and mixers in the experimental setup.



Figure 4. Experimental setup for the test of the transmission of a 10-GHz carrier modulated with a 2.5 Gbit/s PRBS through the FR-4 waveguide.

A spectrum analyzer (Anritsu MS 2665) was used to measure the signal spectrum in both ends of the waveguide and thus evaluate the signal transmission effects. Fig. 5 shows the great similarity between the signal spectrum measured at both the FR-4 waveguide input and output ends.



Figure 5. Digital Spectrum measured before and after the FR-4 SIWG.

The insertion loss of the waveguide does not greatly affect the digital signal performance – this can be seen by measuring the eye diagram with a digital oscilloscope at the down converter output port, synchronized with the PRBS source at 2.5 Gbit/s. Fig. 6 presents the measured eye diagram.



synchronized with the digital source at 2.5 Gbit/s.

IV. TRANSMISSION WITH 16-QAM MODULATION

When a 10 Gbit/s stream is modulated using a 16-QAM or 64-QAM format, the modulated signal has a 2.5 Gsymbol/s or 1.67 Gsymbol/s rate, respectively. These formats can be transported in the FR4 SIWG within the 5 GHz to 20 GHz bandwidth. Particularly, for a 16-QAM format, most of the signal energy will be concentrated between 7 and 13 GHz. Considering the greater bandwidth reduction using 64-QAM, a lower BER could probably be achieved. However, modulation

and demodulation would become too complex [6, 9, 10] for this application.

Using 16-QAM format, the energy of the 10 Gbit/s signal will be concentrated in the same frequency passband as the ASK transmission of Section III. Nevertheless, QAM phase requirements on the transmission media are far more restrictive than those of an ASK signal. In spite of that, it has been seen from Fig. 3 that the prototype SIWG exhibits a fairly linear phase response in the desired frequency passband, indicating that it is appropriate for QAM transmission.

Therefore, a 10 Gbit/s bit stream can be modulated in 16-QAM format and transported by a FR-4 SIWG as is proposed in the block diagram of Fig. 7. In the destination end, 16-QAM demodulation is employed. The TX and RX oscillators must be synchronized and a 10 GHz carrier is obtained.

Fig. 8 presents a Modulation/Demodulation 16-QAM digital circuit model using Product Suites for RF and microwave circuits design with embedded HFSS EM simulation [7, 8]. This is the QAM simulation topology proposed by Ansoft Circuit Designer documentation.



Figure 7. FR-4 substrate integrated waveguide 10-Gbit/s Serial QAM digital interconnection block diagram.

In the model of Fig. 8, a digital 10-Gbit/s PRBS sequence is generated. A QAM block yields in-phase and quadrature sequences for the 16-QAM digital signal, which are re-sampled in order to adapt the sampling rate for the digital signal simulation of the QAM signal. A digital filter eliminates spurious and both signals are then amplified and used to generate the digital 16-QAM signal at 10 GHz in the IQMOD block. The parameters for the digital filter, digital amplifier and sampler were chosen for a 16-QAM format in 10Gbit/s rate [6, 9, 10], considering a 10-GHz carrier.

In Fig. 8, the signal spectrum is evaluated before and after the SIWG. The simulated spectrum of the 16-QAM 10 Gbit/s sequence using the proposed modulation scheme is presented in Fig. 9, in hatched blue. This sequence was propagated through the model of the FR-4 SIWG prototype and the output spectrum of the QAM signal is also depicted in Fig. 9, in solid green.

Then, the propagated signal is demodulated, using the demodulation scheme proposed in Fig. 8. In order to evaluate the degradation of the signal, Fig. 10 depicts the comparison of simulated eye diagrams for both transmitted and received signals. The differences are almost imperceptible to a visual analysis. The average BER (bit error rate) was estimated, resulting approximately 10⁻⁸.



Figure 8. Circuit schematics for simulation of 16-QAM modulation/ demodulation integrated with a FR-4 waveguide in 3D EM model [7, 8].



Figure 9. Simulated signal spectrum of 10-Gbit/s 16-QAM signal: SIWG IN before the waveguide, in hatched blue; and SIWG OUT after propagation through the waveguide, in solid green.



Figure 10. Simulated signal eye diagram of 10-Gbit/s 16-QAM signal: before, in blue, and after propagation through the waveguide, in green.

V. COMMENTS AND CONCLUSION

The set of measured experimental results of a FR-4 SIWG prototype was evaluated, showing excellent agreement with simulation predictions and far than satisfactory performance. Experimental transmission of a 2.5-Gbit/s ASK signal at 10 GHz was performed. The results obtained indicated that the prototype SIWG was appropriate for QAM. Simulation of the transmission of a 10-Gbit/s 16-QAM signal at 10 GHz was carried out, showing good performance.

PCBs using the commercial lossy substrate FR-4 in the 10 Gbit/s rates demand high complexity electronic processing to solve the planar line issues, like loss, crosstalk, differential delay etc. According to the results in this work, FR-4 substrate integrated wave guides (SIWG) can be used to replace planar line parallel buses in the inter-chip communications on printed circuit boards at 10 Gbit/s, using serial digital interconnections instead of complex parallelism in electronic circuits.

In addition to this work, a set of activities in telecommunications ultra-fast electronics circuits involving BPSK, 16-QAM and 64-QAM modulation formats associated with 10 Gbit/s and 100 Gbit/s SIWG propagation are being carry out in our research center.

With the excellent simulated and experimental results for the FR-4 substrate integrated waveguide, a 10 GbEthernet standard can be proposed using a serial interchip connection on the PCB as cost reduction, better performance and simplicity using QAM modulation and demodulation format.

ACKNOWLEDGMENT

This work was partially supported by Conselho Nacional de Desenvolvimento Científico e Tecnológico (CNPq), Brazil.

The authors acknowledge the use of the Ansoft 3D Full-Wave Electromagnetic Field Simulation software platform support for CETUC/PUC-Rio

The circuits were fabricated and assembled at the Microwave and Optical Systems Lab with cooperation of the Optoelectronics and Instrumentation Lab, both at CETUC/PUC-Rio, Brazil. All microwave measurements and simulations were carried out at CETUC microwave lab.

REFERENCES

- [1] 10GbE Standard. IEEE. http://www.ieee802.org/3/.
- [2] J. J. Simpson, A. Taflove, Jason A. Mix, and H. Heck, "Substrate integrated waveguide optimized for ultrahigh-speed digital interconnects", IEEE Transactions on Microwave Theory and Techniques, vol. 54, no. 5, pp. 1983-1990, May 2006.
- [3] Ke Wu, D. Deslandes, and Y. Cassivi, "The substrate integrated circuits – a new concept for high-frequency electronics and optoelectronics", TELSIKS'2003, Nis, Serbia and Montenegro, pp P-III to P-X, 2003.
- [4] V. P. R. Magri, R. A. A. Lima, M. M. Mosso, and C. S. Silva, "Substrate integrated wave guide filter at 10 GHz using commercial FR-4 lossy substrate", SBMO/IEEE MTT-S International Microwave & Optoelectronics Conference (IMOC 2009), Belém, Brasil, pp 595-599, 2009.
- [5] H. Johnson, M. Graham. High Speed Signal Propagation: Advanced Black Magic. Prentice Hall, 2003.
- [6] S. Bennedeto, and E. Biglieri. Principles of Digital Transmission: With Wireless Applications. Kluwer Academic, 1999.
- [7] HFSS 13 Ansoft 3D full-wave electromagnetic field simulation. Ansoft. http://www.ansoft.com/products/hf/hfss/.
- [8] Designer RF 5 product suites for RF and microwave circuits design with embedded HFSS EM simulation. http://www.ansoft.com/ products/hf/ansoft_designer/.
- J. G Proakis, and M. Salehi. Digital Communications. 5th ed. McGraw-Hill Science/Engineering/Math, 2007.
- [10] J. G Proakis, and D. G. Manolakis. Digital Signal Processing: Principles, Algorithms, and Applications. 4th ed. Prentice Hall, 2006.

Anexo 8 : GB Ethernet

O Grupo de estudo de alta velocidade do IEEE (HSSG - Higher Speed Study Group) foi criado em resposta a uma chamada de Interesse (TPI - Call for Interest) para soluções de Ethernet de de altíssimas taxas de transmissão realizada durante a reunião plenária IEEE 802 em julho de 2006. O HSSG identificou os principais objetivos da Ethernet de alta velocidade e resultou na formação do P802.3ba IEEE Task Force (TF) [29], em Dezembro de 2007. Desde então, o TF tem trabalhado nas especificações de projecto Ethernet 100Gb/s e 40Gb/s e em Novembro de 2009, lançou o projecto 3.0 [30], para ser aprovado, em Junho de 2010. No início o único alvo era a taxa de dados de 100 Gb/s Ethernet , mas depois considerando as aplicações de servidores e armazenamento, acrescentou-se as soluções de taxa de dados de 40 Gb/s. Atualmente, as duas taxas de dados são especificadas simultaneamente no padrão. A figura 12 apresenta em (a) a configuração do perfil de camadas padrão Ethernet e em (b) um exemplo de uma placa Ethernet. As Sessões seguintes deste capítulo abordarão as especificações e as características de cada taxa de bits envolvida.



Padrão do protocolo IEEE 802.3

Ethernet 1Gb/s

A figura 23 representa o perfil das camadas MAC (Media Access Control) e PHY (física) de uma interface de rede operando nas taxas de 10MBs, 100MBs (Fast Ethernet) e 1Gbs, a partir da interface PCI (Peripheral Component Interface) localizada entre a placa mãe e o "chip" MAC. Na camada "MAC control", os endereços "MAC" origem e "MAC" destino são introduzidos no pacote de acordo com rigidos padrões do IEEE.

A camada física coleta informações da camada MAC através da interface GMII em aplicações Gigabit Ethernet (MII em Fast Ethernet). Funcionalidades da camada física podem ser implementadas através de "chip" PHY. Esses chips são capazes de executar mais de 150 milhões de operações de DSP (Digital Signal Processing) para lidar com a atenuação considerável, "crosstalk" e ecos que penalizam os sinais de alta velocidade. A primeira sub-camada, o PCS (Physical Code Sub Layer) implementa a auto-negociação para configurar automaticamente o link no modo full-duplex, nas taxas de 10Mb/s, 100Mb/s e 1Gb/s logo que a conexão é ativada. Outra tarefa importante nessa camada é a codificação e decodificação 8B/10B, recebendo 08 bits em paralelo a cada ciclo de "clock" das interfaces MII (MEDIA INDEPENDENT INTERFACE) / GMII (GIGABIT MEDIA INDEPENDENT INTERFACE) . O segundo sub-layer, denominado PMA (Physical Medium Attachment) é responsável pela serialização e deserialização (SERDES/DESERDES) de bits de dados a partir da camada PCS no modo de transmissão e recepção. A camada PMD (Physical Medium dependent) está diretamente ligada com o módulo óptico MDI (MEDIUM DEPENDENT INTERFACE), através de um laser de transmissão ou de um foto detector na recepção.

A configuração de transmissão de dados entre as sub-camadas do padrão 1GBEthernet é ilustrada na figura 23 de forma detalhada. Percebe-se que as interfaces apresentam linhas paralelas onde as taxas são divididas, resultando em muitos problemas de sincronismo.

Configurações semelhantes para 10 Gb/s foram especificadas de acordo com o padrão IEEE 802.3, e será apresentada na próxima sessão.



100 Mb/s / 1 Gb/s

Transmissão de dados entre as sub-camadas do padrão 1GBEthernet

Ethernet 10Gb/s

No padrão 10GBE [33] uma interface denominada XGMII permite uma operação fullduplex com uma taxa de 10 Gb/s. A interface contém 74 linhas que operam em paralelo entre a camada PCS (Physical Code Sublayer) que implementa a codificação 64B/66B e a camada de reconciliação RS (Reconciliation Sublayer), nesta interface 02 blocos de 32 trilhas cada são utilizadas para informação e 10 trilhas são utilizadas para a sincronização. Penalidades devido ao efeito "Skew" (diferença do tempo de chegada de dados entre diferentes linhas paralelas) são verificadas com distâncias curtas e limitam a utilização desta interface. Para superar esses problemas, o 10 Gigabit Ethernet Task Force desenvolveu a interface XAUI, uma interface full-duplex que utiliza quatro (4) links diferencial (sef-clocked) em cada direção para a ativação de 10 Gb/s de transferência de dados no total. Cada link serial opera em 3,125 Gb/s associados com codificação 8B/10B na camada PCS. A figura 24 apresenta as arquiteturas do padrão 10GBE PHY / LAN / WAN.



Arquiteturas do padrão 10GB Ethernet PHY / LAN / WAN

Verifica-se então que os pacotes/quadros formados nas tecnologias IP/Ethernet são processados no formato paralelo desde sua geração nas camadas superiores incluindo as conexões internas. O formato serial é utilizado somente quando estes pacotes são introduzidos no meio físico. Na taxa de 10 GBs, os problemas de "skew", sincronização de relógio e dos comprimentos envolvidos impuseram a introdução da uma camada adicional (XAUI) entre as camadas RS e PCS. Estes problemas são agravados com o aumento das taxas de bits envolvidas, como será visto a seguir.

Ethernet 100Gb/s e 40Gb/s

A figura 25 apresenta a arquitetura do padrão IEEE 802.3 ab [29,30] proposta pelo grupo HSSG - (Higher Speed Study Group) como solução da taxa de transmissão de 100Gb/s que pode ser aplicada também a taxa de 40Gb/s.





É muito importante observar que ASICs de alta velocidade e FPGA "Chips" implementam tarefas mais inteligentes por meio de processamento paralelo. No padrão IEEE 802.3 / 100GBE, o fluxo de dados é codificado com o código 64B/66B produzindo um sinal de 103,125 Gb / s distribuídos em 10 linhas físicas de 10,3125 Gb/s cada, multiplexadas em 20 conexões lógicas na camada PCS. A taxa de sinal de cada conexão lógica é 5,15625 Gb/s. Na sub-camada PMA, os 20 canais lógicos são convertidos em 04 linhas físicas paralelas, com 25 Gb/s de taxa individual apresentadas de acordo com a figura (26).

Os principais problemas com processamento paralelo multi-linhas são os efeitos "Skew", sincronização de relógio e as distancias envolvidas, já verificados ma taxa de 10 GBs.

No padrão 100GBE que é especificado pelo IEEE, as camadas PCS e PMA são implementadas no mesmo "chip". Devido a sua complexidade, a comunicação entre as camadas MAC e PCS requerem uma integração em larga escala envolvendo diversas conexões com mais de 10 milímetros de trilhas e a utilização de um numero grande de componentes de eletrônica digital. Essa implementação exige um conjunto de procedimentos

adicionais aos utilizados nas interfaces anteriormente introduzidas em 1GBE e 10GBE devido às maiores taxas de transmissão, 100Gb/s e ao complexo sistema de serialização e desserialização envolvidos.

Implementação Ethernet Board Full duplex



Figure 6. Picture of the evaluation board for 100GbE MAC/PCS prototype.

Detalhes da arquitetura 100GBE EEE P802.3ba task force



Anexo 9 - Resultado de medidas Protótipo SIWG R6010

Resultado capturado do analisador de espectro de 20-40 GHz



Protótipo 1 : vias somente com epox



Prototipo 2 : Vias com epox + fio de cobre